PTO/SB/08A(10-01)
Approved for use through 10/31/2022. OMB 851-0031
US Patent & Trademark Office: U.S. DEPARTMENT OF COMMERCE
Bection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO INTERMATION DISCLOSURE STATEMENT BY APPLICANT Use as many sheets as necessary)

| Complete if Known | |
|-----------------------|------------------|
| Application Number | 09/769954 |
| Filing Date | January 25, 2001 |
| First Named Inventor | Rumynin, Dmitriy |
| Group Art Unit | 2124 |
| Examiner Name | Malzahn, David |
| Attornov Dookst No. 1 | 265 0201164 |

Sheet 1 of 1

Attorney Docket No: 1365.039US1

| US PATENT DOCUMENTS | | | | | | |
|-----------------------|------------------------|------------------|--|-------|----------|-------------------------------|
| Examiner Initial * | USP Document Number | Publication Date | Name of Patentee or Applicant of cited Document | Class | Subclass | Filing Date If Appropriate |
| ACC | US-5,497,342 | 03/05/1996 | Mou, , et al. | 364 | 786 | 11/09/1994 |

| FOREIGN PATENT DOCUMENTS | | | | | | | |
|--------------------------|---------------------|------------------|---|-------|----------|----|--|
| Examiner Initials* | Foreign Document No | Publication Date | Name of Patentee or Applicant of cited Document | Class | Subclass | T² | |

| | OTHER | R DOCUMENTS NON PATENT LITERATURE DOCUMENTS | |
|-----------------------|-------------------------|---|----|
| Examiner Initials* | Cite No ¹ | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. | T² |
| AR | | GOTO, et al., "A 54 x 54-b Regularly Structured Tree Multiplier", IEEE Journal of | |
| DAK. | | Solid-State Circuits, Vol 27, No. 9, (Sept. 1992),1229-1236 |] |
| | | HEKSTRA, et al., "A Fast Parallel Multiplier Architecture", IEEE International | 1 |
| ART | | Symposium on Circuits and Systems; Institute of Electrical and Electronic | |
| Nath | / | Engineers, c1977-c1996, 20v. :ill. :28cm, (1992),2128-2131 | |

D. H. Melzahn

EXAMINER

DATE CONSIDERED

Substitle for form 1449A/PTO

STATEMENT BY APPLICANT Use as many sheets as necessary)

| Under the Paperwork Reduction Act of 1995, no persons are re | quired to respond to a collection of information unless it contains a valid OMB control number. |
|--|---|
| Complete if Known | |
| Application Number | 09/769,954 |
| Filing Date | January 25, 2001 |
| First Named Inventor | Rumynin, Dmitriy |
| Group Art Unit | -2121- 212V |
| Examiner Name | Unknown |
| | |
| Attorney Docket No: 13 | 365.039US1 |

Sheet 1 of 1

| | US PATENT DOCUMENTS | | | | | | |
|-----------------------|------------------------|------------------|--|-------|----------|-------------------------------|--|
| Examiner Initial * | USP Document Number | Publication Date | Name of Patentee or Applicant of cited Document | Class | Subclass | Filing Date If Appropriate | |

| | FOREIGN PATENT DOCUMENTS | | | | | | |
|-----------------------|--------------------------|------------------|---|-------|----------|----|--|
| Examiner Initials* | Foreign Document No | Publication Date | Name of Patentee or Applicant of cited Document | Class | Subclass | T² | |
| - A | EP-0442356 | 08/21/1991 | Chang, Yen C. | | | | |
| | WO-99/22292 | 05/06/1999 | Verbauwhede, Ingrid | | | | |

| | OTHE | R DOCUMENTS NON PATENT LITERATURE DOCUMENTS | _ |
|-----------------------|-------------------------|--|---|
| Examiner Initials* | Cite No ¹ | Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published. | T |
| | | OKLOBDZIJA, V G., et al., "Improving multiplier design by using improved column compression tree and optimized final adder in CMOS technology", IEEE transactions on Very Large Scale Integration (VLSI) Systems, IEEE, Inc, New York, vol. 3, no. 2,(June 1995),292-301 | |
| 894 | • | ZURAS, D, et al., "Balanced delay trees and combinatorial division in VLSI", IEEE Journal of Solid State Circuits, IEEE Inc, New York, Vol. SC-21, no. 5,(October 1986),814-819 | |

RECEIVED TO TESTING OF CONTROL OF THE PROPERTY OF THE PROPERTY

D.H. Malzahn **EXAMINER**

DATE CONSIDERED 12/4/03